


Substitute for Form 1449A/PTO (Modified) (use as many sheets as necessary)		Attorney Docket No.: 04259.P044	Application Number: 09/954,915
		First Named Inventor: Mark Peting	RECEIVED MAR 08 2002 Technology Center 2600
		Filing Date: September 17, 2001	
OTHER ART - NO PATENT LITERATURE DOCUMENTS			
Examiner Initials*	Cite No ¹	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published	Translation ²
KT		JAMES TSUI, Frequency Channelization, Digital Techniques for Wideband Receivers, Second Edition, Pages 363 - 396, 2001 Artech House, Inc., Norwood, MA, <i>Dec 2003</i>	
		ZHENGDAO WANG and GEORGIOS B. GIANNAKIS, Wireless Multicarrier Communications where Fourier Meets Shannon, Department of ECE, University of Minnesota, Minneapolis MN., Pages 1-21, <i>May 2000</i>	
		E. VERRIEST, ISEN, Implementing an Adaptive Noise Canceling System to Enhance Sonar Receiver Performance Using the TMS320C31 DSP, ESIEE, Paris, September 1996, Texas Instruments, Pages 1-24.	
		G.A. SHAW, R.A. FORD, J.C. ANDERSON, B.W. ZUERDORFER, A.H. ANDERSON, RASSP Benchmark 2 Technical Description, Massachusetts Institute Of Technology Lincoln Library, 153 pages total, <i>10 August 1995</i>	
		"www.inventra.com/inventra/softcore/workshop/MultiRaFiltDes95/", MENTOR GRAPHICS, Hardware Design of Decimators/Interpolators, Pages 1-38, <i>2006</i>	
		"www.mentor.com/inventra/softcore/workshop/SDmod95/", MENTOR GRAPHICS, Introduction to AD/DA Converters, Pages 1-27, <i>2006</i>	
		http://www.mentor.com/inventra/softcore/workshop/SDHWDes95/ MENTOR GRAPHICS, Design of the Decimation & Interpolation Filters, Pages 1-57, <i>2007</i>	
KT		http://www.mentor.com/inventra/softcore/workshop/Applications95/, MENTOR GRAPHICS, Sigma Delta Converter Applications, Pages 1-5, <i>2007</i>	

Examiner Signature	/Khai Tran/	Date Considered	11/08/2006
-----------------------	-------------	--------------------	------------

*Examiner: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication.

¹Unique citation designation number. ²Applicant is to place a check mark here if English language Translation is attached.

Burden Hour Statement: This form is estimated to take 2.0 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, DC 20231.

Substitute for Form 1449/PTO		Complete If Known	
INFORMATION DISCLOSURE STATEMENT BY APPLICANT (use as many sheets as necessary) AUG 16 2004 PATENT & TRADEMARK OFFICE		Application Number	09/954,915
		Filing Date	September 17, 2001
		First Named Inventor:	Mark Peting
		Art Unit	2661
		Examiner Name	Not Yet Assigned
Sheet 2	of 2	Attorney Docket Number	004259.P04 Technology Center 2600

NON PATENT LITERATURE DOCUMENTS			
Examiner Initials*	Cite No ¹	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published	T ²
KT ↓ KT		BREE, ET AL., "A Bit-Serial Architecture For A VLSI Viterbi Processor", Communications Systems Research Group, University of Saskatchewan, Saskatoon, IEEE, WESCANEX '88, 1988, pages 72-77.	
		BIVER, ET AL., "Architectural Design and Realization Of A Single-Chip Viterbi Decoder", Elsevier Science Publishers B.V., INTEGRATION, The VLSI Journal 8 (1989), October, No. 1, Amsterdam, NL, Pages 3-16.	
		BREE, ET AL., "A Modular Bit-Serial Architecture For Large Constraint-Length Viterbi Decoding", Communications Systems Research Group, University of Saskatchewan, Saskatoon, Canada, IEEE International Conference on Communications", 1990, pages 1501-1506.	
		CHOI, ET AL., "Viterbi Detector Architecture For High-Speed Optical Storage", 1997, IEEE TENCON - Speech and Image Technologies for Computing and Telecommunications, ASIC Center Corporate Technical Operations SAMSUNG Electronics, Vol. 1, Dec 1997, pages 89-92.	
		W.H. YIM and F.P. COAKLEY, "On-Board Processing For KA-Band Applications", University of Surrey, UK, Publication Date, February 11, 1993., XP 000458011, pp. 225-229.	
		HASHIDA MITSUYOSHI, "Hierarchical Network Management System and Control Method for Network Management Information," Patent Abstracts of Japan, Publication No. 07226777, 2006	

Examiner Signature	/Khai Tran/	Date Considered	11/08/2006
--------------------	-------------	-----------------	------------

*Examiner: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

¹Applicant's unique citation designation number (optional). ²Applicant is to place a check mark here if English Translation is attached. This collection of information is required by 37 CFR 1.98. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 2 hours to complete including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SENT FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, Virginia 22313-1450. If you need assistance in completing the form, call 1-800-PTO-6199 (1-800-786-6199) and select option 2.